USING QUARTUS II SOFTWARE

Each logic circuit, or subcircuit, being designed with Quartus II software is called a project. The software works on one project at a time and keeps all information for that project in a single directory (folder) in the file system.

<u>The running example</u> for this lab experiment is a simple circuit for two-way light control circuit shown in Figure 1. The procedure is exhibited step by step in the lab.



Figure 1. The two-way light control circuit

• Note that this is just the Exclusive-OR function of the inputs x1 and x2, but we will specify it using the gates shown in the figure.

Starting a New Project:

• Start the Quartus II software. You should see a display similar to the one in the Figure 2.

💘 Qı	uartus II			_ D _ X
File	Edit View Project Assignments Processing T	ools Window Help		
			🔀 😤 🖉 🤣 🚳 🖿 🕨 🧒 🐚 👘 😳 🗐 😓 🖳 🔘	
Project	t Navigator	₽×		
	Compilation Hierarchy			
			QUARTUS [®] II	C
۰	Hierarchy Files d ⁹ Design Units			
Tasks		₽×		
Flow:	Compilation	Customize		
	Task	🕲 Time 🔺	$\mathbf{O} \mathbf{I} \mathbf{I} \mathbf{A} \mathbf{R} \mathbf{T} \mathbf{I} \mathbf{I} \mathbf{S}^{*} \mathbf{I} \mathbf{I}$	ſ
	4 🕨 Compile Design	=		
	Analysis & Synthesis Fitter (Place & Reute)			
	Assembler (Generate programming files)		View Inf	Quartus II ormation
	D Timing Analysis			mentation
- - -	Type Message			
s 🛛				Þ
Ssag	System / Processing / Extra Info / Info / Warn		/ Error / Suppressed / Flag /	
l ≝ IM	lessage: 💽 📕 Location:			Locate
				J% 00:00:00

Figure 2. The main Quartus II display

• Select **File > New Project Wizard** to reach the window in Figure 3

<u>F</u> ile <u>E</u> dit <u>V</u> iew <u>P</u> roject	<u>A</u> ssignments H
D gew	Ctrl+N
🗃 Open	Ctrl+O
<u>C</u> lose	Ctrl+F4
👔 New Project <u>W</u> izard	
😰 Open P <u>r</u> oject	Ctrl+J
Convert MAX+PLUS II Pro	ject
Save Projec <u>t</u>	
Clos <u>e</u> Project	
Save Save	Ctrl+S
Save <u>A</u> s	
Save Current Report Sec	tion As
<u>F</u> ile Properties	
Create / Update	•
Export	
Convert Programming Fil	es
🚺 Page Set <u>up</u>	
👌 Print Pre <u>v</u> iew	
🖨 Print	Ctrl+P
Recent F <u>i</u> les	•
Recent Projects	۱.
E <u>x</u> it	Alt+F4

Figure 3. File menu

• Check the box **Don'tshow me this introduction again** in the Figure 4 Press **Next** to get the window shown in Figure 5.

The	New Project Wizard helps you create a new project and preliminary project settings,
•	Project panie and directori
1	Name of the top-level design entity
	Target device family and device
•	EDA tool settings
r'ou setti	can change the settings for an existing project and specify additional project-wide nos with the Settings command (Assignments menu). You can use the various
page	s of the Settings dialog box to add functionality to the project
T (Don't show me this introduction again

Figure 4. Tasks performed by the wizard



Figure 5. Cration of a new project

• Press Next, then you should see attention of the Figure 6.



Figure 6. Create a new directory for the project

• Click Yes, which leads to the window in Figure 7.



Figure 7. The wizard can include user-specified design files.

• The wizard makes it easy to specify which existing files (if any) should be included in the project. Assuming that we do not have any existing files, Click **Yes**, which leads to the window in Figure 8.

Device family			Show in 'Available devices' list						
Eamily: Cyclone IV E				Package: Any					
Devices:				Din countr					
Devices: [Aii				Pin <u>c</u> ount:	Any				
Target device				Sp <u>e</u> ed grade:	Any				
Auto device selected	by the Fitter			√ S <u>h</u> ow adva	inced dev	vices			
Epocific dovice coloct	od in 'Available deviced' list			HardCopy	compatibl				
 Specific device select 	eu in Available devices list			[] hajucopy	compatibi	ic only			
Other: n/a									
Name	Core Voltage	LEs	User I/O	s Memor	y Bits	Embedded multiplier 9-bit elements			
EP4CE115F23I8L	1.0V	114480	281	3981312		532			
EP4CE115F23I8L EP4CE115F29C7	1.0V 1.2V	114480 114480	281 529	3981312 3981312		532 532			
EP4CE115F23I8L EP4CE115F29C7 EP4CE115F29C8	1.2V 1.0V 1.2V 1.2V	114480 114480 114480	281 529 529	3981312 3981312 3981312		532 532 532			
EP4CE115F23I8L EP4CE115F29C7 EP4CE115F29C8 EP4CE115F29C8 EP4CE115F29C8L	1.0V 1.2V 1.2V 1.2V 1.0V	114480 114480 114480 114480	281 529 529 529	3981312 3981312 3981312 3981312 3981312		532 532 532 532 532			
EP4CE 115F23I8L EP4CE 115F29C7 EP4CE 115F29C8 EP4CE 115F29C8 EP4CE 115F29C8L EP4CE 115F29C9L	1.2V 1.0V 1.2V 1.2V 1.0V 1.0V	114480 114480 114480 114480 114480	281 529 529 529 529	3981312 3981312 3981312 3981312 3981312 3981312		532 532 532 532 532 532 532			
EP4CE115F2318L EP4CE115F29C7 EP4CE115F29C8 EP4CE115F29C8L EP4CE115F29C9L EP4CE115F29C9L	1.0V 1.2V 1.2V 1.0V 1.0V 1.0V 1.2V	114480 114480 114480 114480 114480 114480 114480	281 529 529 529 529 529 529	3981312 3981312 3981312 3981312 3981312 3981312 3981312		532 532 532 532 532 532 532 532			
EP4CE115F2318L EP4CE115F2318L EP4CE115F29C7 EP4CE115F29C8 EP4CE115F29C8L EP4CE115F29C9L EP4CE115F2917 EP4CE115F2918L	1.0V 1.0V 1.2V 1.0V 1.0V 1.0V 1.0V 1.2V 1.0V	114480 114480 114480 114480 114480 114480 114480 114480	281 529 529 529 529 529 529 529 529	3981312 3981312 3981312 3981312 3981312 3981312 3981312 3981312		532 532 532 532 532 532 532 532 532			

Figure 8. Choose the FPGA metarial.

• We have to specify the type of device in which the designed circuit will be implemented. Choose Cyclone IV E as the target device family and the device called EP4CE115F29C7 which is the FPGA used on Altera's DE2-115 board. After doin theese steps click **Next**, which open window in Figure 9.

Factoria.	Teel News	Essent(-)	Due Teel Autometically
lool Type	I DOI NAME	Format(s)	Run 100i Automatically
Sesign Entry/Synthesis	<none></none>	None>	Run mis toorautomatically to synthesize the current design
Simulation	<ivone></ivone>	Invone >	Run gate-level simulation automatically after compliation
iming Analysis	<none></none>	• <none></none>	
Pormal vernication	Timina		•
loard-Level	Symbol		
	Signal Integrity		•
	Baundanu Cana	<none></none>	

Figure 9. Other EDA tools can be specified.

• EDA acronym stands for Electronic Design Automation (refer to third-party tools). Choose **None** for all options and press **Next**,

😍 New Project Wizard	×
Summary [page 5 of 5]	
When you dick Finish, the project will be created with the following settings:	
Project directory:	D:\test
Project name:	test1
Top-level design entity:	test1
Number of files added:	0
Number of user libraries added:	0
Device assignments:	
Family name:	Cyclone IV E
Device:	EP4CE115F29C7
EDA tools:	
Design entry/synthesis:	<none> (<none>)</none></none>
Simulation:	<none> (<none>)</none></none>
Timing analysis:	<none> (<none>)</none></none>
Operating conditions:	
VCCINT voltage:	1.2V
Junction temperature range:	0-85 ℃
	< Back Next > Finish Cancel

Figure 10. Summary of the project settings.

• Press **Finish**, The window in the Figure 11 is showed.

🔇 Quartus II - D:/test/test1 - test1		
File Edit View Project Assignments Processing Tools Window Help		
🗋 🗅 🎽 💭 🎒 👗 🖻 🛍 🗠 🗠 🛛 test1	🕱 🖤 🖉 🤣 🐵 🕨 🕨 🗞 🏷 🚯 😓 🐵 👱 🐵	
Project Navigator 🗗 🗙		
Eatity		
Cyclone IV E: EP4CE115F29C7		
⇒ test1 dB		
	OILA DTILC'II	
	UUARIUSII	
Hierarchy E Files d ⁹ Design Units		
Tasks & X		
Flow: Compilation Customize		
Task Q Time A		
Compile Design	UUARIUSII	
Analysis & Synthesis		
Fitter (Place & Route)	View Qu	artus II
Assembler (Generate programming files) TimeQuest Timing Analysis		
		ntation
× Type Message		
		Þ
System / Processing / Extra Info / Info / Warning / Critical Warning /	Error /\ Suppressed /\ Flaq /	
Message:		Locate
	0%	00:00:00

Figure 11. The Quartus II display for the created project.

Design Entry Using Verilog Code:

• Select **File** > **New** to get the window in Figure 14. Choose **Verilog HDL File** and click **OK**.



Figure 14. Choosing the new file type.

• This open the text editor window. Select File > Save As to open the pop-box depicticated in Figure 15.



Figure 15. Name the file

• Write the same name Verilog HDL File and checkmark in the box. Click Save,

🔇 Quartus II - D:/test/test1 - test1												• X
File Edit View Project Assignments Processing	Tools Window	v Help										
1 🗅 🍃 🖬 🕼 📇 🐰 🖻 🕋 🗠 🖓 (testi			-	8	1 3 🧐 🖗	- 1Ø	N	e 6	D 📭	0		
		a v	-she	- 1250					 •			
Project Navigator		· ·			test 1.v							
Entity			E	1	1							<u>^</u>
Cyclone TV E: EP4CE115E29C7												
→ test1 ala			<i>6</i> 4									
			25									
			D									
			-									
			(戸)									
			傳									
			1									
Hierarchy E Files D Design Units			× 🕹 📔									
Tasks		ē×	≫_									
Constation	-		*									
Plow: Compliation	• Custo	nize										
Task	O Time	~	U									
4 E Compile Design		-	2									
Analysis & Synthesis			Ð									
Fitter (Place & Route)			<u> </u>									
Assembler (Generate programming files)		_	267 268									
b TimeOract Timing Analysis		-	ab/									-
· · · · · · · · · · · · · · · · · · ·		- F	* *									•
X												
B Type Message												
8												÷.
System / Processing / Extra Info / Info / War	ning /\ Critica	Warning	/\ Erro	r /\ Suppr	ressed / Flag							
Message:												Locate
											0%	00:00:00

Figure 16. Text Editor

• Write verilog code which belongs to the two-way light control circuit in Figure 16;

```
module test1 (x1, x2, f);

input x1, x2;

output f;

assign f = (x1\&\sim x2) | (\sim x1\&x2);

endmodule
```

or;

module test1 (x1, x2, f);
 input x1, x2;
 output f;
 wire w1, w2;
 not notS0(nx1, x1);
 not notS1(nx2, x2);
 and A1(w1, x1,nx2);
 and B1(w2, nx1,x2);
 or(f, w1, w2);
endmodule

• Click Assignments > Settings, which leads to the window in Figure 17



Figure 17. Settings window

• Test1.v must be added in the window. If it isn't, you add the **add/remove** part. Click **OK**

Compiling:

• Click **Processing > Start Compilation**,



Figure 18. The Compilation report and message part.

Pin Assignments:

• Click **Processing > Pin Planner**,



Figure 19. Pin settings

• Click twice the location and set the SW0, SW1, LED0 pins,

SW0	AB28
SW1	AC28
LED0	E21

The **File > Save** is pressed.

• Again Click **Processing > Start Compilation**

Programming and Configurating the FPGA Device:

• JTAG Programming:

The FPGA device must be programmed and configured to implement the designed circuit. The required configuration file is generated by the Quartus II Compiler's Assembler module. Altera's DE2-115 board allows the configuration to be done in two different ways, known as JTAG and AS modes. The configuration data is transferred from the host computer (which runs the Quartus II software) to the board by means of a cable that connects a USB port on the host computer to the leftmost USB connector on the board. To use this connection, it is necessary to have the USB-Blaster driver installed. If this driver is not already installed, consult the tutorial Getting Started with Altera's DE2-115 Board for information about installing the driver. Before using the board, make sure that the USB cable is properly connected and turn on the power supply switch on the board.

In the JTAG mode, the configuration data is loaded directly into the FPGA device. The acronym JTAG stands for Joint Test Action Group. This group defined a simple way for testing digital circuits and loading data into them, which became an IEEE standard. If the FPGA is configured in this manner, it will retain its configuration as long as the power remains turned on. The configuration information is lost when the power is turned off. The second possibility is to use the Active Serial (AS) mode. In this case, a configuration device that includes some flash memory is used to store the configuration data.

Quartus II software places the configuration data into the configuration device on the DE2-115 board. Then, this data is loaded into the FPGA upon power-up or reconfiguration. Thus, the FPGA need not be configured by the Quartus II software if the power is turned off and on.

The choice between the two modes is made by the **RUN/PROG** switch on the DE2-115 board. The **RUN** position selects the JTAG mode, while the **PROG** position selects the AS mode.

• Connect the FPGA device to computer and power on. Flip the **RUN/PROG** switch into the **RUN** position. **Select Tools > Programmer** in the Figure 18, the open window is Figure 20

<u>File Edit Proce</u>	ssing Icols <u>M</u> indos										
🔔 Hardware Setup.	No Hardware				Mode: JTAG		•	Progress		0 %	
Enable real-time IS	P to allow background prog	ramming (for MAXII dev	ices								
🕪 Start	File	Device	Checksum	Usercode	Program/ Configure	Verity	8 lank- Check	Examine	Security Bit	Erase	ISP LLAMP
No Stop	light.sof	EP4CE115F29	00562EF2	FFFFFFFF	V						
Auto Detest											
🗙 Dislota											
🆀 Add File											
🕼 Change File											
Save Fig											
😂 Add Device											
₽ 0;											
📣 Dawn											
For Help, press Ft										STUR	1 /

Figure 20. Programmer

• Press the **Hardware Setup** and choose **USB-Blaster**, and choose **JTAG** model. Test1.sof must be seen in the window. Choose the file and press **Start**. Check the truth table using SW0, SW1 and LED0 at the FPGA Device.

The other way of the programming is shown later.